



PATENT

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of:

Paolo CAPPELLETTI et al.

Serial No.: 10/606,164

Filed: June 25, 2003

For: *ELECTRICALLY ERASABLE AND
PROGRAMMABLE NON-VOLATILE
MEMORY CELL*

: Atty. Docket No.: 01-AG-325/RR

: Group Art Unit: 2811

: Confirmation No.: 3591

:

:

:

:

CLAIM FOR PRIORITY UNDER 35 U.S.C. §119


Commissioner for Patents
P.O. Box 1450
Alexandria, VA 22313-1450

Sir:



Under the provisions of 35 U.S.C. §119, there is filed herewith a certified copy of European Application No. 02425416.1, filed June 25, 2002, in accordance with the International Convention for the Protection of Industrial Property, 53 Stat. 1748, under which Applicants hereby claim priority.

Respectfully submitted,

Date: 11/12/03

By: 
Stephen Bongini
Reg. No. 40,917

FLEIT, KAIN, GIBBONS,
GUTMAN, BONGINI & BIANCO P.L.
551 NW 77th Street, Suite 111
Boca Raton, Florida 33487
Telephone: (561) 989-9811
Facsimile: (561) 989-9812





**Europäisches
Patentamt**

**European
Patent Office**

**Office européen
des brevets**

Bescheinigung

Certificate

Attestation

Die angehefteten Unterlagen stimmen mit der ursprünglich eingereichten Fassung der auf dem nächsten Blatt bezeichneten europäischen Patentanmeldung überein.

The attached documents are exact copies of the European patent application described on the following page, as originally filed.

Les documents fixés à cette attestation sont conformes à la version initialement déposée de la demande de brevet européen spécifiée à la page suivante.

Patentanmeldung Nr. Patent application No. Demande de brevet n°

02425416.1

Der Präsident des Europäischen Patentamts;
Im Auftrag

For the President of the European Patent Office

Le Président de l'Office européen des brevets
p.o.

R C van Dijk



Anmeldung Nr:
Application no.: 02425416.1
Demande no:

Anmeldetag:
Date of filing: 25.06.02
Date de dépôt:

Anmelder/Applicant(s)/Demandeur(s):

STMicroelectronics S.r.l.
Via C. Olivetti, 2
20041 Agrate Brianza (Milano)
ITALIE

Bezeichnung der Erfindung/Title of the invention/Titre de l'invention:
(Falls die Bezeichnung der Erfindung nicht angegeben ist, siehe Beschreibung.
If no title is shown please refer to the description.
Si aucun titre n'est indiqué se référer à la description.)

In Anspruch genommene Priorität(en) / Priority(ies) claimed /Priorité(s)
revendiquée(s)
Staat/Tag/Aktenzeichen/State/Date/File no./Pays/Date/Numéro de dépôt:

Internationale Patentklassifikation/International Patent Classification/
Classification internationale des brevets:

H01L27/00

Am Anmeldetag benannte Vertragsstaaten/Contracting states designated at date of
filing/Etats contractants désignées lors du dépôt:

AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU MC NL PT SE TR

The present invention relates to an electrically erasable and programmable non-volatile memory cell.

Non-volatile memories are commonly used for storing information, which must be preserved even when a power supply feeding the memory is off. A particular type of non-volatile memory is an E²PROM (Electrically Erasable and Programmable Read-Only Memory). The E²PROM is typically formed by a matrix of memory cells, each one consisting of a floating gate MOS transistor. The transistor is programmed
10 injecting an electric charge into its floating gate; conversely, the transistor is erased discharging its floating gate. The electric charge in the floating gate of the transistor modifies its threshold voltage, so as to define different logic values.

15 The E²PROMs have attained a widespread diffusion in the last years (thanks to the fact that they can be programmed and erased directly in the field). Particularly, the E²PROMs are often used as embedded memories for logic circuits in several types of electronic devices (such as micro-
20 controllers and smart cards). For this purpose, the E²PROM and the logic circuit are integrated in a single chip of semiconductor material.

However, the memory cells of the E²PROM substantially differ from the elements (such as MOS transistors) that are
25 commonly used to implement the logic circuit. In detail, the

MOS transistors require a single polysilicon layer to form their gates; conversely, the memory cells generally include two stacked polysilicon layers defining their floating gates and control gates, respectively. This structural difference
5 increases the design and process complexity, with a detrimental impact on the manufacturing cost of the whole electronic device.

Moreover, operation of the memory cells requires (relatively) high voltages and/or currents. Particularly,
10 the memory cells are typically programmed by Channel Hot Electron (CHE) injection; in this technique, a high voltage (for example, of 10V with respect to a reference voltage or ground) is applied between the drain and the control gate, so as to supply sufficient energy to some of the electrons
15 flowing through a channel of the transistor to cause their injection into the floating gate. On the other hand, the memory cell is erased by Fowler-Nordheim tunneling, wherein a high voltage (for example, 10V) is applied between the control gate and a substrate to remove the electric charge
20 from the floating gate of the transistor.

In both cases, the voltages needed to program or to erase the E²PROM are far higher than a power supply voltage commonly used by the logic circuit (3-5V). This requirement adds further design complexity; moreover, charge pumps must
25 be provided to generate the high voltages inside the chip

(from the lower power supply voltage).

A different structure is described in WO-A-98/47150. This document discloses a memory cell having a single polysilicon layer (for the floating gate). The transistor is
5 formed in an insulated well; two diffusions define the control gate and an emitter of a lateral bipolar transistor (with the base and the collector consisting of the well and the channel, respectively). The floating gate extends over both the control gate and the emitter, so as to form two
10 corresponding coupling capacitors. The memory cell is programmed by Substrate Hot Electron (SHE) injection; in this technique, the electrons to be injected into the floating gate are generated by the bipolar transistor (forward biasing its base-emitter junction). The memory cell
15 is always erased by Fowler-Nordheim tunneling, which takes place through the capacitor formed between the floating gate and the emitter.

The structure proposed in the cited document allows the use of a single process technology to manufacture both the
20 E²PROM and the logic circuit. Moreover, the voltages required for programming the memory cells are substantially reduced.

However, this solution is not completely satisfactory. Particularly, the voltages needed to erase the E²PROM are
25 still high and completely incompatible with the power supply

voltage commonly used by the logic circuits.

It is an object of the present invention to overcome the above-mentioned drawbacks.

In order to achieve this object, a memory cell as set
5 out in the first claim is proposed.

Briefly, the present invention provides an electrically erasable and programmable non-volatile memory cell integrated in a chip of semiconductor material, the memory cell including a floating gate MOS transistor having a
10 source region and a drain region formed in a first well, a channel being defined between the drain region and the source region during operation of the memory cell, a control gate region, and a floating gate extending over the channel and the control gate region, and a bipolar transistor for
15 injecting an electric charge into the floating gate, the bipolar transistor having an emitter region formed in the first well, a base region consisting of the first well, and a collector region consisting of the channel, wherein the memory cell further includes a second well insulated from
20 the first well, the control gate region being formed in the second well.

Moreover, the present invention provides a memory,
including at least one of these memory cells, and an electronic device including the memory. A corresponding
25 method of integrating the memory cell and a method of

erasing the memory cell are also encompassed.

Further features and the advantages of the solution according to the present invention will be made clear by the following description of a preferred embodiment thereof,
5 given purely by way of a non-restrictive indication, with reference to the attached figures, in which:

Figure 1 is a schematic block diagram of an electronic device in which the memory cell of the invention can be used;

10 Figure 2 is an equivalent circuit of the memory cell;

Figure 3a is a top plan view showing the layout of the memory cell; and

Figures 3b and 3c are cross sections of the memory cell taken along the plane A-A and the plan B-B, respectively.

15 With reference in particular to Figure 1, an electronic device 100 is illustrated. The electronic device 100 includes an E²PROM 105, which is formed by a matrix 110 of memory cells each one storing a bit of information; the memory cells are arranged in a plurality of rows and columns
20 (for example, 16 rows and 256 columns).

A row decoder (ROW_DEC) 115r and a column decoder (COL_DEC) 115c are used to select the rows and the columns, respectively, of the matrix 110. The column decoder 110c is connected to a read/write unit (R/W) 120. The unit 120
25 outputs a word (for example, of 8 bits) read from the matrix 110; moreover, the unit 120 receives a word to be written

into the matrix 110, and drives the column decoder 115c accordingly. The read/write unit 120 includes all the components (such as sense amplifiers, comparators, reference cells, pulse generators, and the like) that are used for
5 writing the memory cells or for reading their values.

A power management unit (PMU) 125 receives an external power supply voltage (for example, 5V relative to ground). The power management unit 125 generates a plurality of internal supply voltages (denoted as a whole with Vint) that
10 are used for operating the E²PROM 105. The E²PROM 105 is controlled by a state machine 130, which outputs a plurality of signals (denoted as a whole with Sc) in response to corresponding external commands.

The E²PROM 105 interfaces with a further section of the
15 electronic device 100 consisting of a logic circuit 135. The logic circuit 135 provides the external commands to the state machine 130. Moreover, the logic circuit 135 supplies a row address and a column address (to the row decoder 115r and to the column decoder 115c, respectively) for selecting
20 the memory cells of the matrix 110; the logic circuit 135 is also connected to the read/write unit 120 for receiving the word read from the matrix 110 and for providing the word to be written therein. For example, the logic circuit 135 consists of a micro-controller, whereas the E²PROM 105 is
25 used to store a code identifying the electronic device 100 or information about redundancy addresses of volatile

memories (not shown on the figure) typically embedded in the electronic device 100.

Similar considerations apply if the electronic device has another structure or includes equivalent units, if the
5 matrix has a different number of rows and/or columns, if the E²PROM is of a multi-level type (with each memory cell storing multiple bits), if the logic circuit and the E²PROM are used for a different purpose, and the like.

Moving to Figure 2, a generic memory cell 205 of the
10 matrix is shown. The memory cell 205 includes a sense transistor 210m (used to store the bit of information) and a select transistor 210s (used to select the corresponding sense transistor 210m).

The sense transistor 210m consists of an N-channel
15 floating gate MOS transistor. The control gate terminals (denoted with M_{cg}) of the sense transistors 210m of each row are connected to a corresponding word line (driven by the row decoder). The drain terminals (denoted with M_d) of the sense transistors 210m of each column are connected to a
20 corresponding bit line (driven by the column decoder).

The select transistor 210s consists of an N-channel MOS transistor. The drain terminal of the select transistor 210s is connected to the source terminal of the sense transistor 210m. The gate terminals (denoted with S_g) of the select
25 transistors 210s of each row are connected to a corresponding select line (driven by the row decoder). The

source terminals (denoted with S_s) of all the select transistors 210m are connected to a common source line.

As described in detail the following, the sense transistor 210m and the select transistor 210s have a common
5 body terminal W_b . A terminal W_p contacts a well wherein the control gate of the sense transistor 210m is made. The whole memory cell is formed in a further well, which is contacted by a terminal W_n . The terminals W_b , the terminals W_p and the terminals W_n of the memory cells of each row are connected
10 to corresponding lines (driven by the row decoder).

The sense transistor 210m in a non-programmed condition has a low threshold voltage; therefore, when the sense transistor is selected, a current flows through the corresponding bit line (representing a logic value 1). The
15 sense transistor 210m is programmed by injecting an electric charge into its floating gate. In this condition, the sense transistor 210m has a high threshold voltage; therefore, when the transistor is selected, no current flows through the corresponding bit line (representing a logic value 0).
20 As described in detail in the following, an NPN bipolar transistor 215 is used to inject the electric charge into the floating gate of the sense transistor 210m. The emitter terminals (denoted with I_e) of the injection transistors 215 of each row are connected to a corresponding programming
25 line (driven by the row decoder).

Similar considerations apply if the memory has a

different architecture, if the N-channel MOS transistors and the NPN bipolar transistors are replaced with P-channel MOS transistors and PNP bipolar transistors, respectively, and the like. Alternatively, the memory cell does not include
5 any select transistor so as to be used in a flash E²PROM (wherein the memory cells are erased in blocks).

Considering now Figures 3a-3c together, the electronic device is integrated in a chip 300 of semiconductor material. Typically, the same structure is formed in large
10 numbers in several identical areas of a wafer of semiconductor material, which are subsequently separated by a cutting operation. As usual, the concentrations of N-type and P-type impurities (or dopant) are denoted by adding the sign + or the sign - to the letters N and P to indicate a
15 high or low concentration of impurities, respectively; the letters N and P without the addition of any sign + or - denote concentrations of intermediate value.

The chip 300 consists of a substrate 305 of the P-type (which is typically taken at the lowest voltage available in
20 the electronic device). Each memory cell is formed in a well 310 of the opposite type of conductivity (N), so as to be insulated from the substrate 305 when the corresponding P-N junction is reverse biased. Particularly, the N-well 310 consists of a buried layer (formed with a high energy
25 implantation process) and a contact ring, to which the terminal Wn (made of a metal track) is connected. Two

further wells 315 and 320 of the P-type extend into the N-well 310; two metal tracks contacting the P-well 315 and the P-well 320 (through corresponding diffusions with high concentration of impurities) define the terminal Wb and the
5 terminal Wp, respectively.

The P-well 315 forms a body (or bulk) for the sense transistor and the select transistor. A diffusion 325 of the N+ type defines a drain region of the sense transistor, and a diffusion 330 of the N+ type defines a source region of
10 the select transistor; a common region 335 of the N+ type operates as both a source region of the sense transistor and a drain region of the select transistor. Two metal tracks contacting the drain region 325 and the source region 330 form the drain terminal Md of the sense transistor and the
15 source terminal Ss of the select transistor, respectively. In this way, a channel 340 consisting of an inversion layer of the N-type is formed between the regions 325 and 335 during operation of the sense transistor, and a channel 345 (of the N-type) is likewise formed between the regions 330
20 and 335 during operation of the select transistor.

The sense transistor has a distinct control gate region 350, which consists of a diffusion of the N+ type made in the P-well 320; a further metal track contacting the control gate region 350 defines the control gate terminal Mcg. The
25 floating gate of the sense transistor consists of a

polysilicon layer 355, which is electrically insulated from the semiconductor material by an oxide layer (not shown in the figure). The floating gate 355 extends over the channel 340 and the control gate region 350; the floating gate 355
5 is separated from the channel 340 and the control gate region 350 by a thin oxide, whereas it is separated from the other regions of the chip 300 by a (thick) field oxide. A further insulated polysilicon layer 360 extending over the channel 345 forms the gate of the select transistor, which
10 is contacted by the gate terminal Sg.

A diffusion of the N+ type 365 extends in the P-well 315; the diffusion 365 defines an emitter region of the injection transistor. A metal track contacting the emitter region 365 forms the emitter terminal Ie. The injection
15 transistor has a lateral structure defined by the emitter region 365 (of the N-type), the P-well 315 (acting as a base), and the N-channel 340 (acting as a collector).

The layout of the memory cell described above is optimized so as to minimize the recombination of electrons
20 in the base of the injection transistor. For this purpose, the emitter region 365 is arranged as close as possible to the channel 340 (consistently with the design constraints). The drain region 325 and the source region 335 are very small, in order to reduce the amount of electrons that are
25 collected instead of being injected into the floating gate

355 through the channel 340. Moreover, the emitter region 365 is closer to the channel 340 than to the drain region 325 and to the source region 335. Particularly, in plan view the drain region 325 is substantially rectangular-shaped; a
5 protrusion 325p projects asymmetrically with respect to a longitudinal axis of the channel 340 (parallel to the plan A-A) to define a corresponding contact region for the drain terminal Md. As shown in the figure, the emitter region 365 and the protrusion 325p are arranged at opposite sides of
10 the longitudinal axis of the channel 340.

Anyway, a stray (vertical) bipolar transistor NPN is formed by the region 365 of the N-type (acting as an emitter), the P-well 315 (base) and the N-well 310 (collector). This stray transistor shunts part of the
15 electrons (passing through the P-well 315) to the N-well 310. In order not to adversely affect operation of the memory cell, the gain of the stray transistor is reduced as much as possible (for example, having the distance between the emitter region 365 and the N-well 310 higher than the
20 distance between the same emitter region 365 and the channel 340).

During a programming procedure, all the select transistors are switched off taking the gate terminals Sg to ground (with the source terminals Ss that are left
25 floating). The drain terminals Md of one or more selected

columns are biased to a voltage of 3.5V (while the drain terminals of the other columns are kept at ground). The control gate terminals M_{cg} of a selected row are biased to a voltage of 5V (while the control gate terminals of the other
5 rows are kept at ground). In this way, the portion over the channel 340 of each corresponding floating gate 355 is brought to a voltage close to 5V by capacitive coupling (which voltage is a function of the voltage in the control gate region 350, the capacitance of a capacitor formed
10 between the control gate region 350 and the floating gate 355, and the capacitance of a capacitor formed between the floating gate 355 and the channel 340). As a consequence, the portion of the P-well 315 under the floating gate 355 is inverted, creating the N-channel 340 (which is at the same
15 voltage as the drain region 325). All the terminals W_b are kept at ground; the terminals W_p and the terminals W_n of the selected row are brought to a voltage of 3.5V (while the terminals W_p and W_n of the other rows are kept at ground), so as to reverse bias the corresponding P-N junctions.

20 The selected memory cells are programmed by SHE injection. For this purpose, the emitter terminals I_e of the selected row are brought to a voltage of -0.7V, so as to forward bias the respective base-emitter junction formed with the P-well 315 (while the emitter terminals I_e of the
25 other rows are kept at ground). In this way, substrate

electrons are generated and part of them diffuses through the P-well 315 to the N-channel 340. The substrate electrons that reach the N-channel 340 are accelerated by an electric field defined by the potential difference between the N-channel 340 (3.5V) and the P-well 315 (0V). Some of the electrons (referred to as hot electrons) gain sufficient energy, in excess of an oxide barrier potential, to be injected into the floating gate 355; the electric charge transferred into the floating gate 355 is retained for any practical time period. Conversely, in the other memory cells of the matrix (which are not to be programmed) the electric field is lower than the oxide barrier potential, so that the electrons do not gain sufficient energy to be injected into the floating gate.

During an erasure procedure, the gate terminals Sg of a selected row are brought to a voltage of 3.5V (while the gate terminals Sg of the other rows are kept at ground). The source terminals Ss of all the select transistors are left floating. At the same time, also the drain terminals Md of all the sense transistors are left floating. The control gate terminals M_{cg} of the selected row are biased to a voltage of -5V (while the control gate terminals of the other rows are kept at ground); in this way, each corresponding floating gate 355 is brought to a voltage close to -5V by capacitive coupling. The terminals Wb of the selected row are then brought to a voltage of 5V (while the

terminals Wb of the other rows are kept at ground). All the emitter terminals Ie are left floating. The terminals Wp of the selected row are brought to a voltage of -5V (while the terminals Wp of the other rows are kept at ground). At the
5 same time, the terminals Wn of the selected row are biased to a voltage of 5V (while the terminals Wn of the other rows are kept at ground).

The resulting electric field between the floating gate 355 and the P-well 315 generates a low Fowler-Nordheim
10 current by quantum-mechanical tunneling, which current removes the electric charge from the floating gate 355 of the sense transistor. Conversely, the other memory cells of the matrix (which are not to be erased) are not subjected to a biasing condition suitable for removing the electric
15 charge from the floating gate.

It should be noted that the erasure procedure described above (wherein the voltage applied to the control gate terminal Mcg and the voltage applied to the P-well 315 are of unlike signs) is made possible by the provision of two
20 distinct P-wells 315 and 320 insulated from each other (through the N-well 310). As a matter of fact, the P-well 320 must be biased to a voltage of -5V to ensure that the P-N junction formed with the control gate region 350 is reverse biased. This is possible only if the P-well 320 is
25 separated from the P-well 315 (biased to a voltage of 5V).

Reading is accomplished bringing the gate terminals Sg

of a selected row to a voltage of 1V (while the gate terminals of the other rows are kept at ground); the source terminals Ss of all the select transistors are kept at ground. The drain terminals Md of one or more selected
5 columns are brought to a voltage of 1V (while the drain terminals of the other columns are kept at ground). Moreover, the control gate terminals Mcg of the selected row are brought to a voltage of 5V (while the control gate terminals of the other rows are kept at ground); in this
10 way, each corresponding floating gate 355 is brought to a voltage close to 5V by capacitive coupling. At the same time, all the emitter terminals Ie are left floating; all the terminals Wb, all the terminals Wp, and all the terminals Wn are kept at ground.

15 In this way, the select transistor of each desired memory cell is switched on. If the corresponding sense transistor is non-programmed it features a low threshold voltage; therefore, a current flows through the respective bit line so that the logic value 1 is detected by the
20 read/write unit (comparing the current on the bit line with a current supplied by a corresponding reference cell). On the other hand, if the sense transistor is programmed it features a high threshold voltage; therefore, the sense transistor is non-conductive and no current flows through
25 the respective bit line, so that the logic value 0 is detected.

The following table summarizes operation of the E²PROM:

	Program		Erase		Read	
	Sel.	Unsel.	Sel.	Unsel.	Sel.	Unsel.
Sg	0V	0V	3.5V	0V	1V	0V
Ss	Float	Float	Float	Float	0V	0V
Md	3.5V	0V	Float	Float	1V	0V
Mcg	5V	0V	-5V	0V	5V	0V
Wb	0V	0V	5V	0V	0V	0V
Wp	3.5V	0V	-5V	0V	0V	0V
Wn	3.5V	0V	5V	0V	0V	0V
Ie	-0.7V	0V	Float	Float	Float	Float

Similar considerations apply if the memory cell is formed with a different process, if the floating gate is made of an equivalent conductive material, if the regions of the N-type are replaced with regions of the P-type, and vice-versa, if the memory cell is programmed by injection of other carriers (hot holes), and the like.

More generally, the present invention proposes an electrically erasable and programmable non-volatile memory cell, which is integrated in a chip of semiconductor material. The memory cell includes a floating gate MOS transistor. The MOS transistor has a source region and a drain region formed in a first well; a channel is defined between the drain region and the source region during operation of the memory cell. The MOS transistor further has

a control gate region, and a floating gate extending over the channel and the control gate region. The memory cell also includes a bipolar transistor for injecting an electric charge into the floating gate. The bipolar transistor has an
5 emitter region formed in the first well, a base region consisting of the first well, and a collector region consisting of the channel. In the memory cell of the invention, a second well insulated from the first well is provided; the control gate region is formed in the second
10 well.

The devised solution strongly improves the effectiveness of the memory cell.

Particularly, the memory cell of the invention makes it possible to reduce the voltages required for its erasure.

15 In order to achieve this result, a larger area of the chip is used to integrate the memory cell (for example, of the order of $10\mu\text{m}^2$); moreover, the operative speed of the memory cell is relatively low (of the order of 100-200 μs). In any case, this is more than compensated for by the
20 aforementioned advantages.

The preferred embodiment of the invention described above offers further advantages.

For example, the two P-wells are formed in a single N-well (consisting of a buried layer and a corresponding
25 contact ring).

This structure is quite simple, but at the same time effective.

Advantageously, the emitter region is free of any overlaying floating gate.

5 In this way, the memory cell is erased discharging its floating gate through the oxide over the channel. This feature improves operation of the memory cell (compared with the memory cell described in WO-A-98/47150, wherein the floating gate is discharged through the capacitor formed
10 between the floating gate and the emitter).

In a preferred embodiment of the invention, the emitter region is closer to the channel than to the drain region and to source region.

The proposed layout minimizes the recombination of
15 electrons in the base of the injection transistor.

As a further improvement, the emitter region and any protrusion of the drain region and/or source region are arranged at opposite sides of a longitudinal axis of the channel.

20 This design feature improves the effectiveness of the injection transistor in a very simple manner.

Alternatively, the P-wells are insulated in a different manner, the floating gate also extends over the emitter region (or a part thereof), the drain region or the source
25 region have another shape (even without any protrusion), or

a different layout is envisaged for the memory cell.

Typically, a matrix of memory cells as described above is used in a non-volatile memory.

In a preferred embodiment of the invention, each memory
5 cell is erased applying voltages of unlike signs to the
control gate region and the P-well.

These voltages may be generated from the power supply voltage in a very simple manner (generally without requiring any charge pump).


10 The devised solution is particularly advantageous in an electronic device including a memory and a logic circuit, which are integrated in a single chip.

As a matter of fact, a standard technology can be used to integrate both the E²PROM and the logic circuit in the
15 same chip. Moreover, the voltages required to operate (program and erase) the E²PROM are substantially compatible with the power supply voltage used by the logic circuit. In this way, the design and process complexity is strongly reduced; as a consequence, the electronic device can be
20 manufactured at very low cost.

However, the solution according to the present invention leads itself to be implemented in a memory consisting of a single element, in a structure using different voltages for erasing the memory cells, or in
25 alternative applications (even without any logic circuit

integrated in the same chip).

Naturally, in order to satisfy local and specific requirements, a person skilled in the art may apply to the solution described above many modifications and alterations
5 all of which, however, are included within the scope of protection of the invention as defined by the following claims.



CLAIMS

1. An electrically erasable and programmable non-volatile memory cell (205) integrated in a chip of semiconductor material (300), the memory cell including a floating gate MOS transistor (210m) having a source region (335) and a drain region (325) formed in a first well (315), a channel (340) being defined between the drain region and the source region during operation of the memory cell, a control gate region (350), and a floating gate (355) extending over the channel and the control gate region, and a bipolar transistor (215) for injecting an electric charge into the floating gate, the bipolar transistor having an emitter region (365) formed in the first well, a base region consisting of the first well, and a collector region consisting of the channel,

characterized in that

the memory cell further includes a second well (320) insulated from the first well, the control gate region being formed in the second well.

2. The memory cell (205) according to claim 1, wherein the first well (315) and the second well (320) have a first type of conductivity, the memory cell further including a third well (310) having a second type of conductivity, the

first well and the second well being formed in the third well.

3. The memory cell (205) according to claim 1 or 2,
5 wherein the floating gate (355) does not extend over the emitter region (365).

4. The memory cell (205) according to any claim from 1 to 3, wherein a distance between the emitter region (365)
10 and the channel (340) is lower than a distance between the emitter region and the source region (335) and than a distance between the emitter region and the drain region (325).

15 5. The memory cell (205) according to claim 4, wherein at least one of the drain region (325) and the source region (335) in plan view has at least one protrusion (325p) projecting asymmetrically with respect to a longitudinal axis of the channel, the emitter region (365) being arranged
20 at a first side of the axis and the at least one protrusion being arranged at a second side of the axis.

6. An electrically erasable and programmable non-volatile memory (105) including at least one memory cell
25 (205) according to any claim from 1 to 5.

7. The memory (105) according to claim 6, further including means (115r,125) for applying a first voltage to the first well (315) and a second voltage to the control
 5 gate region (350) of at least one selected memory cell during an erasure procedure, the first voltage and the second voltage being of unlike signs.

8. An electronic device (100) including the memory
 10 (105) according to claim 6 or 7 and a logic circuit (135) further integrated in the chip (300).

9. A method of integrating an electrically erasable and programmable non-volatile memory cell (205) in a chip of
 15 semiconductor material (300), the method including the steps of:

providing a floating gate MOS transistor (210m) having a source region (335) and a drain region (325) formed in a first well (315), a channel (340) being defined between the
 20 drain region and the source region during operation of the memory cell, a control gate region (350), and a floating gate (355) extending over the channel and the control gate region,

providing a bipolar transistor (215) for injecting an
 25 electric charge into the floating gate, the bipolar

transistor having an emitter region (365) formed in the first well, a base region consisting of the first well, and a collector region consisting of the channel,

characterized by the step of

5 providing a second well (320) insulated from the first well, the control gate region being formed in the second well.

10 10. A method of erasing an electrically erasable and programmable non-volatile memory cell (205) integrated in a chip of semiconductor material (300), the memory cell including a floating gate MOS transistor (210m) having a source region (335) and a drain region (325) formed in a first well (315), a channel (340) being defined between the
15 drain region and the source region during operation of the memory cell, a control gate region (350), and a floating gate (355) extending over the channel and the control gate region, and a bipolar transistor (215) for injecting an electric charge into the floating gate, the bipolar
20 transistor having an emitter region (365) formed in the first well, a base region consisting of the first well, and a collector region consisting of the channel, the method including the step of applying an erasure voltage between the first well and the control region for removing an
25 electric charge from the floating gate,

characterized in that

the step of applying the erasure voltage includes:

 applying a first voltage to the first well; and

 applying a second voltage to the control gate region,

5 the control gate region being formed in a second well (320)

insulated from the first well, wherein the first voltage and

the second voltage are of unlike signs.

ABSTRACTAN ELECTRICALLY ERASABLE AND PROGRAMMABLE NON-VOLATILE
MEMORY CELL5

An electrically erasable and programmable non-volatile memory cell (205) integrated in a chip of semiconductor material (300) is proposed. The memory cell includes a floating gate MOS transistor (210m) having a source region
10 (335) and a drain region (325) formed in a first well (315), a channel (340) being defined between the drain region and the source region during operation of the memory cell, a control gate region (350), and a floating gate (355) extending over the channel and the control gate region, and
15 a bipolar transistor (215) for injecting an electric charge into the floating gate, the bipolar transistor having an emitter region (365) formed in the first well, a base region consisting of the first well, and a collector region consisting of the channel, wherein the memory cell further
20 includes a second well (320) insulated from the first well, the control gate region being formed in the second well.

(Figure 3a)




FIG.1






FIG. 3a




FIG.3b




FIG. 3c

